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Mobile applications such as tablets pack increasingly more processing capabili-
ty comparable to workstations or laptops but can do little for cooling or extend-
ing the battery life in their form factors. SRAMs account for a large fraction of
chip area and are critical in this context. Recent work has focused on voltage
scaling in SRAMs, which is an effective way of achieving energy efficiency [1,2].
These conventional SRAMs are mostly general-purpose in the sense that they
are designed without considering the specific features of the data they will store.
However, application-specific features such as statistics of storage data can be
exploited and incorporated into the transistor-level design to provide a new
dimension towards achieving the next level of energy savings in addition to the
savings provided through voltage scaling. The work in [3] is an example where
an inversion bit is added for each word to reduce read-bitline (RBL) transitions
in an 8T-cell-based design with a single-ended read port. Similarly, the work in
[4] stores only the LSBs of each word in 6T SRAMs where occasional bit-errors
at low voltages are tolerable for its application. In this work, we focus on video;
however, the ideas can be generalized to different applications. In video
encoders, pixel processing is performed over large partitions of image frames
(e.g., 192×192 pixels), which are stored in on-chip SRAMs and accessed fre-
quently. Image frames generally consist of smooth backgrounds or large objects
where the intensity of pixels is spatially correlated. For the video image frame in
Fig. 18.2.1, the deviation of each pixel’s intensity from its block average for a
16×16 block shows that 76% of pixels lie within 3 LSB of the average. This addi-
tional information can be used to design an SRAM where correlation of data is
used to reduce bitline activity factor which, for an 8T SRAM in a 65nm low-
power CMOS process, accounts for ~50% of total energy consumption during
read accesses at 0.6V. In this work, we present a prediction-based reduced-bit-
line-switching-activity (PB-RBSA) scheme along with a hierarchical sensing net-
work with statistical sense-amplifier gating to exploit the correlation of storage
data. Reduction of switching activity on the bitlines and in the sensing network
of the memory provide up to 1.9× reduction in energy/access.
PB-RBSA scheme and the bit-cell are shown in Fig.  18.2.2. Differential read
buffers are controlled with RWL0 and RWL1 signals and the footer of these
buffers are connected to the bit-wise prediction (pred) or its complement
(predB), both of which are routed in column direction parallel to BL/BLB and
RBL0/RBL1 pairs (Fig. 18.2.2). Second read buffer introduces an area overhead
of 20% over the conventional 8T cell. During a read operation, RBL0 and RBL1
are pre-charged to VDD and pred/predB settle to their final values prior to the
assertion of RWL0 and RWL1. pred and predB are actively driven by drivers in
column circuit at all times. When the prediction is correct, both RBL0 and RBL1
stay high, saving energy of pre-charging large RBL0/RBL1 capacitances after the
read access (Fig. 18.2.3). In the case of an incorrect prediction, RBL0 or RBL1
is discharged by the bit-cell due to its differential nature. The activity factor of
the RBLs can be greatly reduced if the prediction is correct most of the time.
Note that an incorrect prediction does not lead to an erroneous output but
results in the discharging of one of the RBLs. Figure 18.2.3 also shows the pre-
diction-generation circuit where 64b (8×8b/pixel) memory outputs are accumu-
lated to create a pixel average over 2N cycles. This predictor is used for every 8
bits of an SRAM word corresponding to individual pixels. The value of N can be
adjusted to minimize energy/access based on the following trade-off. With
smaller N, the predictor is updated more frequently and the correct prediction
percentage increases resulting in a reduction of the switching activity of
RBL0/RBL1. However, with smaller N, the switching activity of pred/predB sig-
nals increase. In our measurements, we found N = 4 to 5 provides a good bal-
ance for most video frames minimizing the energy consumption. Also note that
RWL0 and RWL1 signals are routed separately which provides an option to use
PB-RBSA SRAMs in a high-throughput (HT) mode where pred and predB are
driven to ‘0’, RWL0 and RWL1 are asserted on different addresses and SRAMs
can support 2R1W access.
With PB-RBSA scheme, the probability of RBLs being high at the end of a read
access is higher provided that the correct prediction percentage is >50%. Hence,
statistically, a sensing network consuming less energy when sensing a high RBL
can provide savings. Figure 18.2.4 shows the sensing network consisting of a
larger size sense-amp (M-SA) and a smaller one (S-SA). Only the RBL on the
side of a low pred or predB can be discharged by the bit-cell so pred/predB is
used to select the correct RBL to do sensing. S-SA is activated with the asser-
tion of an earlier signal (snsEarly) and makes an initial evaluation of the RBL. If
the output of the S-SA is high (i.e., correct prediction), M-SA is gated and does
not turn on with the active-low snsB signal. However, because S-SA is sized
smaller than M-SA, its offset distribution is wider and can have erroneous out-
puts when asserted early [5]. By skewing the offset distribution and by setting
its reference voltage (REFH) to a larger voltage than M-SA’s reference (REF), it
can be ensured that erroneous outputs only occur when outputting a ‘0’ when
RBL is actually high. This causes the M-SA to be activated unnecessarily but RBL
can be resolved correctly at the end. The offset distribution of S-SA in Fig. 18.2.4
shows that erroneous outputs occur for <5% of total S-SAs. Figure 18.2.5 shows
the energy savings with statistically gated sense-amplifier and having only M-
SA. For correct prediction percentage larger than 40%, energy savings are pos-
sible. At 100% correct prediction, up to 3× energy savings in the sensing net-
work can be achieved.
A test-chip is fabricated in a 65nm low-power CMOS process with two blocks for
each PB-RBSA SRAMs and conventional 8T SRAMs (Fig.  18.2.7). Pixel data
from actual test video sequences as well as artificial patterns are provided to
both SRAMs to make real-time energy/access comparisons. Read and write
access patterns are based on the motion search algorithm given in [6].
Figure 18.2.5 shows normalized energy/access for PB-RBSA SRAM with varying
correct prediction percentage and for 8T SRAMs. Because of the data-depend-
ent nature of RBL activity in 8T SRAMs, input data is ensured to have 50% ‘0’s
and 50% ‘1’s. With 100% correct prediction, PB-RBSA SRAMs can provide up
to 1.75× reduction in energy/access.
Figure 18.2.6 shows distribution of average measured energy/access savings
with PB-RBSA SRAMs with respect to the 8T SRAMs for 1100 video frames from
11 different video sequences with different contents and properties. Energy sav-
ings as large as 1.9× are measured. With even higher resolutions in the future
(e.g., 4K×2K or 8K×4K), savings with PB-RBSA SRAMs can be larger. Finally,
Fig. 18.2.6 shows a summary table for the 65nm test-chip and operating fre-
quency measurement results. Low-voltage operation down to 0.52V is achieved.
The savings with PB-RBSA scheme are built on top of the savings from voltage
scaling providing a new dimension for circuit designers to achieve maximized
energy efficiency.
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Figure 18.2.1: For pixels belonging to the same object or background, 
intensities are highly correlated. This additional information can be used to
reduce BL switching activity.
Figure 18.2.2: Bit-cell design and array organization for PB-RBSA scheme.
BLs, RBLs and pred/predB are routed in MET2, WWL in MET3 and RWLs in
MET5. Layout sketch does not reflect transistor sizing.
Figure 18.2.3: Correct prediction prevents RBLs from being discharged by the
bit-cell. Prediction generation can be implemented with an average 
calculation based on previous outputs.
Figure 18.2.5: Gated sense-amps provide energy savings when correct 
prediction percentage is >40%. Test-chip features PB-RBSA and 8T SRAMs to
make real time energy/access comparison.
Figure 18.2.6: Measured energy savings with PB-RBSA SRAMs with respect to
the 8T SRAMs. Across 1100 different video frames, savings up to 1.9× are
reported with the PB-RBSA scheme.
Figure 18.2.4: Hierarchical sensing with S-SA. S-SA is sized to have a 
systematic negative offset. Second M-SA (necessary for 2R1W) is not shown
in the figure. 18
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Figure 18.2.7: Die micrograph of the test-chip fabricated in 65nm low-power CMOS
process. Die size is 2.3×2.3mm2.
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